In The Claims:

Claims 1-11 (canceled)

Claim 12 (original) An operating method for a non-volatile memory, wherein the non-volatile memory includes a gate, a source, a drain, an electron-trapping layer and a substrate, the operating method comprising the steps of:

programming the non-volatile memory to a programmed threshold voltage Vtp; and

setting the non-volatile memory to an erased threshold voltage Vt_E by applying a first voltage to the gate, applying a second voltage to the drain, applying a third voltage to the source and applying a fourth voltage to the substrate so that electrons are pulled out from the electron-trapping layer into the channel of a memory cell utilizing a negative gate F-N tunneling effect in an erasing operation.

Claim 13 (original) The operating method of claim 12, wherein the non-volatile memory is a two bits per cell type of memory or a one bit per cell type of memory.

Claim 14 (original) The operating method of claim 12, wherein the control gate is an N-type gate or a P-type gate.

Claim 15 (original) The operating method of claim 12, wherein the step of programming the memory cell of a non-volatile memory to a programmed threshold voltage Vt_p includes using a channel hot electron method.

Claim 16 (original) The operating method of claim 12, wherein before the step of programming the memory cell of the non-volatile memory to the programmed threshold voltage Vt_p further includes conducting an initialization step.

PATENT Docket No.:JCLA9819-D

Claim 17 (original) The operating method of claim 16, wherein the initialization step includes utilizing F-N tunneling effect to increase the threshold voltage of a memory cell from an initial threshold voltage Vt_E .

Claim 18 (original) The operating method of claim 16, wherein the initialization step may further includes the sub-steps of:

programming a memory cell of the non-volatile memory so that the threshold voltage of the memory cell rises from an initial threshold voltage Vti to a programmed threshold voltage Vtp; and

lowering the threshold voltage of the memory cell from the programmed threshold voltage Vt_p to an erased threshold voltage Vt_E utilizing negative gate F-N tunneling effect.

Claim 19 (original) The operating method of claim 18, wherein the erased threshold voltage Vt_E is greater than or equal to the initial threshold voltage Vti.

Claim 20 (original) The operating method of claim 19, wherein the fact that the erased threshold voltage Vt_E is greater than or equal to the initial threshold voltage Vt_E indicates that the electron-trapping layer still contains an excess of negative charges in the erased state and the operation involves only electron transfer.

Claim 21 (original) The operating method of claim 12, wherein the voltage difference between the first voltage applied to the gate and the fourth voltage applied to the substrate is between about –10V to –20V.

Claim 22 (original) The operating method of claim 21, wherein the first voltage is set to a value between about -10V to -20V.

Claim 23 (original) The operating method of claim 21, wherein the fourth voltage is set to a value between about 0V to 10V.

PATENT Docket No.:JCLA9819-D

Claim 24 (original) The operating method of claim 12, wherein the second

voltage applied to the source, the third voltage applied to the drain and the fourth

voltage applied to the substrate has identical value so the very few holes are

produced within the substrate to cause substantial stress.

Claim 25 (original) the operating method of claim 24, wherein the second

voltage, the third voltage and the fourth voltage are set to values between about 0V

to 10v.

Claim 26 (original) the operating method of claim 25, wherein the first voltage

is set to a value between about -10V to -20V.

Respectfully submitted,

Dated: 3/1/2004

Jiawei Huang

Registration No. 43,330

Correspondence Address:

J.C. Patents

4 Venture, Suite 250

Irvine, California 92618

Tel: (949) 660-0761 Fax: (949) 660-0809